Abstract-For a sensorless predictive-peak-current-controlled boost converter, the output voltage steady-state error cannot be eliminated by voltage loop PI controller. The basic cause for this is investigated through analysis and theoretical approaches. To eliminate the voltage steady-state error and achieve high-accuracy current estimation, a comprehensive compensation strategy is proposed. First, a compensation algorithm for output voltage sampling is introduced. It can not only effectively eliminate the output voltage steady-state error but also guarantee current observer convergence. The compensation schemes for component parasitic parameter effects and switching delay are also investigated. With this comprehensive compensation strategy, both the system transient response and current estimation accuracy are greatly improved. Finally, the effectiveness of the proposed algorithm is verified by experimental results.
I. INTRODUCTION

I
N RECENT years, digital control for a boost converter has become one of the research hot topics [1] - [8] . Compared with the voltage control mode, the current control mode has higher response speed and larger loop gain bandwidth. However, in current control mode, when the pulsewidth modulation (PWM) duty ratio is higher than 50%, a slope compensation circuit becomes necessary to maintain system stability [9] .
Due to its high robustness and high response speed, predictive current control (PCC) has been brought into boost converter current control loop design and has been widely investigated. In PCC mode, the inductor current of the next switching cycle should be predicted, and the duty ratio for the next switching cycle can be calculated according to the reference current and predicted current. The inductor current can only be sampled once in each switching cycle, which is normally equal to the control period in a digital control boost converter system. In addition, PWM duty ratio calculation is carried out once in each switching cycle. A high-response digital PCC strategy was proposed by Chen et al. [10] , where the disturbance of inductor current can be eliminated in the following switching cycle in valley, peak, and average current control modes. The authors verified that system stability can be guaranteed by combining the peak, average, or valley current control mode with the specific PWM scheme and that the compensation circuit can be eliminated. Bibian et al. investigated a highperformance PCC based on a dead beat digital control strategy in [11] . The biggest advantage of this control strategy is the low calculation complexity, but its response speed is low due to its error elimination once in every four switching cycles. Lai and Yeh further investigated PCC for the peak current control mode in [12] . The effectiveness of the limit cycle elimination by PCC with the leading edge PWM modulation scheme was verified by theoretical derivation.
For conventional PCC of a boost converter system, precise current sampling is necessary. There are three most common current sampling types. The first type uses a shunt resistor in series with the switching component, the second type uses current mirror to reconstruct the switch component current, and the third type uses a Hall current sensor. The third is the most accurate, but the price of Hall current sensors is relatively high, and the additional current sampling module reduces system reliability. The sensorless current control can maintain the advantages of current mode control without using the current sensor. Therefore, combining the sensorless current control with PCC for boost converter system design has very good potential for both academic and practical applications. For sensorless current control, the current observer is normally used for its current estimation.
The current observer is built on the basis of accurate system modeling [13] - [15] . Midya et al. proposed a sensorless current control strategy based on a current observer in 2001 [16] , where the inductor current estimation relied on sampled input and output voltages. However, for real-time digital control, the implementation of this strategy is far too complex. A less complex algorithm using a feedforward current observer based on the input voltage was published in 2004 [17] ; the input voltage feedforward was introduced to the observer, and it can avoid the impact of the output voltage variations on the current observer. However, in this algorithm, the influence of the parasitic parameters was not considered, and the current estimation error is relatively large. To improve control accuracy, 0278-0046 © 2013 IEEE Beccuti et al. introduced a current observer based on the extended Kalman filter [18] . The explicit model predictive control was implemented, and a piecewise affine method was used to obtain the optimal control parameters. The optimization tuning process can only be carried out in offline mode due to its high calculation complexity. Qahouq and Arikatla published a paper on sensorless adaptive voltage positioning for a buck converter [19] . This algorithm is easy to implement as it relies only on the signals used in conventional voltage control mode. However, the assumption of the constant equivalent resistance from the input side to the output side is not accurate enough because the equivalent resistance changes with load variations. This kind of assumption can affect the performance of current control. Qiu et al. proposed an average current mode observer in 2010 [20] . Due to considering the impact of a number of parasitic parameters, the current estimation accuracy is higher but still has potential to be improved, and the switch node voltage needs to be sampled to determine the parasitic parameters, requiring an additional signal sampling module.
However, all the published sensorless current control strategies have not addressed the issue of the output voltage steadystate error. For sensorless current control, the PI controller of the voltage control loop cannot guarantee the elimination of the output voltage steady-state error. This issue can be theoretically verified. The voltage sampling compensation to eliminate the effect of output capacitor equivalent series resistance (ESR) affection was not considered in the former publications. This would lead to low accuracy or convergence problems of current estimation and even system instability. In particular, when the output current is high, this compensation becomes more essential. In addition, if the passive components, parasitic parameters, and switch turn-on and turn-off delays are not properly considered, the expected performance cannot be achieved. All of the above items are the main issues in this paper. This paper is organized as follows: In Section II, a firstorder current observer and the PCC algorithm are proposed for sensorless peak current control mode. When the inductor current disturbance occurs, only one switching cycle is needed to eliminate the error between the reference current and the actual inductor peak current. In Section III, a detailed theoretical analysis of the output voltage steady-state error is carried out in a sensorless PCC (SPCC) system, and its calculation formulas are derived. Based on this, in Section IV, the output voltage sampling compensation algorithm is proposed. It not only effectively eliminates the output voltage steady-state error but also eliminates the current estimation error caused by the offset of the sampling point. Meanwhile, a variety of parasitic parameters are introduced into the system small signal model, adding compensation to eliminate the switching delay. With these comprehensive compensation approaches, current observer accuracy can be greatly improved. Finally, the experimental results and analysis are presented.
II. SENSORLESS PEAK CURRENT CONTROL
The structure of conventional sensorless current control for a boost converter is shown in Fig. 1 . Inductor current and PWM duty cycle are deduced according to the input and output voltages. The system is comprised of two control loops. The outer loop is a voltage control loop using a PI controller and outputting a current reference. The inner loop is a current control loop using sensorless predictive peak current control mode. The voltage PI controller design can be referenced from [11] . The current control loop design is the main issue in this paper.
Working in continuous current mode (CCM), without consideration of the parasitic parameters of inductor L and output capacitor C, using average inductor current I L (t) and average output voltage V O (t) as state variables, the state equations are
where D is the duty ratio, R is the equivalent load, and V IN (t) is the input voltage. Equations (1) and (2) are the basic boost converter state equations from which the observer can be derived.
A. First-Order Current Observer
According to (1) and (2), when the boost converter works under CCM, the system is observable. The inductor current can be estimated by using current observer. In the actual system, voltage sampling, predictive current calculation, and duty ratio updating should be finished in one switching cycle. In order to precisely control the sampling value and leave enough time for algorithm calculation, input and output voltage sampling is done at the beginning of the switching cycle and the sampled values used for inductor current estimation. The deducing process for the first-order current observer in discrete format is as follows.
The positive slope of inductor current in the kth switching cycle is M 1 (k), and the negative slope absolute value in the same switching cycle is M 2 (k), then
The differential equation in the time domain for inductor current (5) is the observer equation. The inductor peak current of each switching cycle can be estimated by
is the estimated peak current. Fig. 2 shows the inductor current waveform under peak current control mode by using the "trailing edge PWM" scheme. When the output voltage is disturbed, the voltage loop output is I REF , which is the reference current. In order to eliminate the disturbance, the PWM duty ratio of the k + 1th cycle is regulated to make the system achieve the steady state in the k + 2th cycle while the inductor peak current will be equal to I REF . The slopes of the continuous three switching cycles can be regarded as constant because the switching cycle is short. Hence,
B. Peak Current Control Mode
I v (k + 1) and I v (k + 2), which represent the k + 1th and the k + 2th cycle starting point inductor currents, are deduced from I P (k) and I REF . Thus
From (5), the PWM duty ratio of the k + 1th cycle is If the disturbance happens during a switching cycle in steady state, the duty ratio can be derived according to
. Using this equation together with (6) and (7) and substituting them into (8), the following equation can be deduced:
which indicates that D(k + 1) is proportional to the difference between reference current and estimated current of the kth cycle.
is the control variable of the system. As shown in Fig. 2 , the disturbance can be eliminated in one switching cycle; hence, the response speed of the above control strategy is quite high.
However, there are two types of errors that lower the performance of the sensorless current control. One is the output voltage steady-state error. Because there is no pole at the origin in the open-loop transfer function, the error increases with increasing output current. The other is the steady-state error of the current estimation caused by the low accuracy of observer modeling. In the following sections, these errors are investigated and addressed.
III. OUTPUT VOLTAGE STEADY-STATE ERROR ANALYSIS
For a current-mode-controlled boost converter with a current sensor, the voltage loop PI controller is able to eliminate ΔV O , which is the steady-state error of the output voltage, by providing a pole at the origin. However, this conclusion does not necessarily apply for the SPCC because the pole at the origin from the PI controller's integration part is eliminated by the zero at the origin from SPCC. When there is no pole at the origin in the open-loop transfer function, the integration effect of the PI controller is nullified, and hence, the output voltage may have a steady-state error.
A. Basic Cause of ΔV O
The closed-loop small-signal model in continuous time domain is shown in Fig. 3 Therefore, in discontinuous time domain, the relationship between I REF and I P is
Then, the transfer function from
According to Euler transformation, z − 1 generates the zero at the origin in the continuous time domain since s = (z − 1)/ T . Therefore, (11) in continuous time domain is
Moreover, G PI (s) in continuous time domain is
where K P and T I are the proportional and integral coefficients, respectively. From (12) and (13), the pole at the origin of the PI controller is eliminated by the zero at the origin provided by T II (s). Therefore, the elimination of the output steady-state error cannot be guaranteed by the voltage loop PI controller. This phenomenon has not been considered in published SPCC research papers.
The process of generating ΔV O is shown in Fig. 4 . A variety of nonideal factors (such as the parasitic resistance of the inductor) will cause some drop in the output voltage. In this situation, the PI controller generates a continually increasing I REF , and the current loop forces the predictive current to follow the rising I REF . According to (9) , this increasing inductor current finally stabilizes the duty ratio and ΔV O . If the diode-conducting voltage drop V D is considered, the theoretical value of ΔV O is given below.
B. Calculation of ΔV O
Let I P be the actual inductor peak current. When the system is in its steady state, the variation of I P between the two neighboring switching cycles is zero. Including v D , this peak current differential equation can be described in However, based on (5), the variation of I P is
From (14), the equation (15) , then the following equation can be derived:
As 
Compared with the actual inductor current, the estimated inductor current has two switching cycle delays because of the digital control character. Hence, in the steady state, ΔI REF = ΔI P , ΔV O can be obtained from (16) and (17) as
According to (16) and (18), ΔI P and ΔV O are proportional to V D . In order to verify this conclusion, a simulation system of the boost converter was built under Simulink. The input voltage is 5 V, whereas the expected output voltage is 15 V. The main inductor is 28 μH, and V D varies from 0 to 0.8 V. The current loop control algorithm is based on (8) , whereas the voltage loop is the PI controller. The simulation results of different V D versus ΔV O under two sets of PI controller parameters are shown in Fig. 5 . The simulation results, as marked on the curves, are exactly the same as the results calculated by (18) .
The parasitic resistance of the inductor R L , the MOSFETconducting resistance R DS , diode-equivalent conducting resistance R D , and other parasitic factors can have a similar effect on the output voltage steady-state error as V D does. If all these parasitic factors are considered, ΔV O is where I AV (k) is the estimated average inductor current. Thus, Fig. 2 as
According to (19) , ΔV O enlarges with increasing inductor current, which is decided by the load. For better understanding, setting the parasitic parameters as R C = 30 mΩ, R D = 100 mΩ, R L = 50 mΩ, R DS = 11 mΩ, and V D = 0.7 V, the simulation was carried out to find out the precise relationship between ΔV O , and the results are shown in Fig. 6 . As can been seen from the marked points, the simulation results fit well with (19) .
Hence, for a high-current boost converter, this error becomes unacceptable.
In addition, although the inductance is prone to offset and the system clock may also deviate from setting values, from (5) and (8) , the changes in these parameters do not generate ΔV O .
IV. COMPREHENSIVE COMPENSATION STRATEGY
The compensation strategy consists of two parts, namely, output voltage sampling compensation and system nonlinear factors compensation.
A. Compensation Strategy For Output Voltage Sampling 1) Compensation Strategy For Current Control Loop:
The output voltage has a great impact on the estimation value of the inductor current. Because there is ripple in the output voltage, the error caused by voltage sampling needs to be considered.
As described in (4) and (5), the inductor current is affected by the output voltage only during the (1 − D)T period. Hence, the correct output voltage value to calculate the inductor current is the average voltage V A during (1 − D)T . Because of the capacitor ESR effect, the output voltage curve does not continuously change. V A is not equal to the average output voltage V O of the whole control cycle. Fig. 7 shows the output voltage affected by the capacitor ESR. Point A is the ideal sampling time point that is equal to V A . In the actual system, the position of A varies with the PWM duty ratio; hence, point A in Fig. 6 is only for demonstration. However, in the actual system, the output voltage is sampled at the beginning of each switching cycle; hence, it is necessary to compensate the sampled value V SAMPLE to V A .
As shown in Fig. 7 , due to the decreasing inductor current during (1 − D)T while the output current is constant, the capacitor charging current should decrease, and the output voltage becomes a second-order curve during the (1 − D)T period. The slope of the curve during (1 − D)T is related to R C and dI L /dt. For example, by choosing a low ESR capacitor, the slope as Fig. 7 shows, is positive. On the other hand, if the ESR is large enough, the slope will be negative.
In order to deduce V A , the area shaded in gray value should be calculated. The output voltage function in the time domain during (1 − D)T can be described by (21) . The derivation is given in the Appendix. Thus
where V PP is the peak-to-peak value of the output capacitor voltage. The equation for V PP calculation is
However, to calculate the integration value according to (21) is far too complex. In the actual system, the calculation of the area shaded in gray can be replaced by calculating the trapezoidal area BCDE. The length of CE is V SAMPLE + I AV R C , whereas the length of BD is V SAMPLE − V PP + I AV R C . Therefore, the average voltage is
where
is guaranteed according to the actual electrical parameters of the system; hence, R COMP can always be a positive value.
The difference between the actual average voltage and the value calculated by (23) is V P P /30D, which can be ignored compared with the actual average value. The detailed derivation is given in the Appendix.
As can be seen from (23), when the ESR value R C is higher, R COMP will be larger. If the average current is high, the compensation cannot be ignored. In this case, the voltage sampling compensation plays a key role in system performance improvement.
ΔV O can be eliminated by output voltage compensation. By substituting R COMP , the following equation can be deduced from (15) and (17):
Then, the following equation can be derived from (24):
As shown in the analysis in Section III, if the actual output voltage is lower than expected, i.e., ΔV O is negative, whereas I AV (k) is rising, the right side of (25) is positive, indicating that ΔV O continues to increase, eventually converging to zero. Elimination of ΔV O means that the reference current can be kept constant so the estimated value of the inductor current will converge. By introducing the output voltage compensation mechanism, (14) is amended to
where I AV (k) is the average current value under the actual V D value. Now, the error caused by V D can be compensated using the estimated value of the inductor current. From (24) and (26), (27) can be deduced as follows:
As shown in (27), when the system parasitic parameters change, the system model changes as well. However, the compensation strategy proposed in this paper can effectively eliminate the steady-state error of the output voltage by adjusting the estimated value of the inductor current.
2) Voltage Compensation Strategy of Voltage Control Loop:
Similarly, the voltage sampling compensation is also necessary for the voltage control loop. Because the voltage control loop reference is set as the average output voltage, the feedback voltage should be the average voltage of the whole control cycle, and this feedback voltage can be derived from the sampled voltage with compensation.
The average voltage is equal to the average voltage of output capacitor; hence, the compensation process can be divided into two steps.
In the first step, the sampled voltage value is compensated to the capacitor voltage value that is the peak voltage value at the sampling moment. The compensated value is
In the second step, the peak voltage value of the capacitor is compensated as its average value, i.e.,
Therefore, the total compensation value is
Compensating the sampled output voltage by using (30), the feedback voltage will be the average output voltage. By using the above compensation scheme, ΔV O can be eliminated. However, there are other parasitic parameters and nonlinear factors in the actual system, and these items can cause an error in the current estimation.
B. Compensation Strategy For System Nonlinear Factors
According to the above investigations, the control structure of the system after the output voltage sampling compensation is shown in Fig. 8 . Because no current sensor is used in this system, there is no direct way to correct the current estimation. In this case, the accuracy of the estimated current entirely depends on the accuracy of the observer. If the parasitic parameters and various nonlinear factors are not considered, the estimated current will have a certain amount of error. When a disturbance or a load change occurs, the inductor current estimation error can cause the system to take longer to converge, resulting in a significant decline in the system dynamic performance.
After considering the compensation of parasitic parameters and output voltage sampling, the calculation functions for
(32) Using (31) and (32) to modify (15) , the more accurate scheme for inductor peak current estimation can be deduced as
If the parasitic parameters change with the environment and other factors, the actual equivalent resistance is ΔR T larger than the compensated equivalent resistance, and diode voltage drop is ΔV D larger than the value used in the observer. As described in (25), ΔV O still can converge to zero. Then, I P (k) can be obtained by the following equation:
In steady-state condition, (33) and (34) are equal to zero. Then, the inductor current estimation error caused by parasitic parameter variation can be deduced from
In order to investigate the affection on system robustness by parasitic parameter variations, a mixed-signal simulation system has been built. Using the same control parameters, the initial parasitic parameters are R C = 30 mΩ, R D = 100 mΩ, R L = 50 mΩ, R DS = 11 mΩ, and V D = 0.7 V. If one of them changes, it can cause an error between the actual peak inductor current and estimated value. Setting the estimation error limitation as 20%, Table I shows the simulation results on each parasitic parameter variation degree (percentage based on its initial value) at this estimation error limitation. There are R C , R D , R L , and R DS involved in R T ; hence, its value is relatively large. However, because the change in one specific parasitic parameter gives only a small change ΔR T , the effect on inductor estimation error should be very limited.
As can be seen from (20), (31), and (32), there is an iterative relationship between I AV (k), M 1 (k), and M 2 (k), as shown as Fig. 9 . During each iterative process, first, D(k) is derived according to M 1 (k) and M 2 (k). Then, I AV (k) can be obtained based on (20) . Finally, M 1 (k) and M 2 (k) are updated according to (31) and (32), respectively. In addition, the above iteration process keeps going until the converging condition is satisfied. It can be very time consuming to finish one iteration process, but it can be reasonably simplified. As previously mentioned, the slopes of the inductor current do not change during the two neighboring switching cycles. Thus,
, and (20) can be converted to
According to (36), when the duty ratio of the kth cycle is decided, I AV (k) can be calculated according to the slopes of the TABLE II  SPECIFICATIONS OF TESTED BOOST CONVERTER previous cycle. The entire calculation process can be completed in the k − 1th cycle, leaving more time margin for other control algorithms. However, using the conventional algorithm according to (20) , (31), and (32), the iterative calculation process can only be activated after the analog-to-digital conversion of the kth cycle. It is not satisfactory as it is both complex and time consuming.
Besides these parasitic parameters, the delay of the switching devices also needs to be compensated [21] , [22] . In order to eliminate the impact of the switch component, delay compensation should be considered, and the compensation formula is given by
where D * (k) is the duty ratio after compensation, and T COM is the compensation time. T ON and T OFF are known from the component datasheet, and T COM can be derived according to (T COM − T ON + T OFF )/T = 0 in (37). After the compensation, the actual duty ratio is equal to the ideal duty ratio. For the synchronous rectifier converter, the effect of the dead time T d , which is used to prevent the two switches conducting at the same time, should be considered.
Above all, (23), (30), (33), and (37) together form the comprehensive compensation strategy. With this comprehensive compensation strategy, the current estimation becomes more accurate, and the two main issues for SPCC of a boost converter have been solved in theory.
V. EXPERIMENT AND RESULTS
The above sections finished the theoretical derivation and proof for the proposed algorithm. A real-time boost converter system is constructed to implement the algorithm. Here, the experimental settings, which include the boost converter design specifications and the hardware platform, are first introduced, and then, the test results are presented and analyzed.
A. Experimental Settings
The boost converter design specifications are shown in Table II .
The system hardware consists of control and power sections. The core of the control section is a Texas Instruments digital signal processor (DSP) TMS320F2812. The control algorithm and all other software features are implemented through this DSP. The power section includes the main power stage and signal sampling circuits. The switching device of the power stage is an Infineon BSZ110N06NS3 MOSFET, the output capacitor is Panasonic EEHZC1E101XP, and the diode is Liteon SB350. The specifications for these are shown in Table III . After the level converting circuit, the input and output volt- ages are sampled by a four-channel 12-bit AD converter chip (AD7934-6).
I P was output in synchronization with the 12-bit DA chip (TLV5616). The actual inductor current i L was measured using a Rogowski current probe (PEM CWT015). Fig. 10(a) . shows the waveforms of the estimated peak current and the measured inductor current. Channel 1 is i l , whereas channel 2 is the waveform of I P . The resolution of the Rogowski current probe is 200 mv/A. For easy comparison, the resolution of the DA output was also set to 200 mv/A. All the following experimental results use the same resolution settings.
B. Experimental Results and Analysis
1) Experiment by Using Basic Current Observer:
As shown in Fig. 10(a) , the current observer does not converge but has a linear upward trend, whereas the actual inductor peak current is 3.69 A. Fig. 10(b) includes both the dc and ac components of the output voltage. As can be seen from the waveforms, the average value of the output voltage is 14.43 V. The steady-state error is 0.57 V, i.e., 3.8% compared with the reference voltage.
The experimental results can verify the analysis of ΔV O in Section III. The voltage control loop PI controller cannot guarantee the elimination of ΔV O . Because there is no compensation on output voltage sampling and component parasitic parameters, the output voltage is lower than the reference, and the steady-state error is negative. The negative voltage error caused the current reference to continuously increase; hence, the current estimation also increased in a linear upward nonconverging trend.
In the following experiment, the output voltage sampling compensation strategy is implemented both in current and voltage control loops.
2) Experiment With Output Voltage Sampling Compensation: Fig. 11(a) shows the waveforms of i l and I P after output voltage sampling compensation. Although the current observer output eventually converges to 7.53 A, the measured inductor peak current is 3.85 A. The voltage output waveforms are shown in Fig. 11(b) ; the steady-state error of the output voltage has been eliminated. The output voltage is approximately equal to the reference value of 15 V.
Compared with the experimental results of the basic current observer, ΔV O can be eliminated, and the current observer can eventually converge. However, the observer estimated inductor peak current is nearly twice of the actual peak current.
According to the previous analysis, if these parasitic and nonlinear factors are not involved in system modeling, the current estimation accuracy will be affected. After comprehensive compensation for all the factors, the results are as follows.
3) Experiment After Comprehensive Compensation: Fig. 12 presents waveforms of i l and I P after implementing the comprehensive compensation strategy. Compared with Fig. 9(a) , the steady-state value of the current observer output changes from 7.5 to 4.03 A. The actual inductor peak current is 3.85 A. The estimated results are quite close to the actual value with only a 4.7% difference. The output voltage is almost 15 V without the steady-state error.
As shown in Fig. 12 , after the compensation of output voltage sampling, parasitic parameters, and nonlinear factors, the current observer output can satisfy the actual application requirements.
4) Experiment For System Robustness Verification:
In order to verify the robustness of the proposed algorithm, the experiments were carried out subject to load and line voltage disturbance conditions. In addition, for performance comparison, the conventional voltage-control-mode-based system subject to the same disturbance conditions was also tested. Fig. 13(a) and (b) shows the current and voltage waveforms of the proposed algorithm when the load changes from 15 to 10 Ω (33% increase). As Fig. 13(a) shows, the estimated peak inductor current changes from 4.03 to 5.82 A within 180 μs. The estimated current and the measured inductor peak current synchronized error is less than 5%. As shown in Fig. 13(b) , when the load increases, the output voltage decreases to 14.61 V for a short time. After 180 μs, the output voltage restabilizes at 15 V.
With conventional voltage control mode, when the load changes from 15 to 10 Ω, the output voltage waveform is shown in Fig. 14 . It drops to 14.64 V and then returns to the steady state, the total restabilizing process takes 400 μs. Compared with the proposed algorithm, the voltage drops are at the same level, but its response time is 122% longer. It means that the proposed algorithm has much better load regulation performance under load disturbance condition.
When the line voltage changes from 5 to 6 V, for the proposed algorithm, the current and voltage waveforms are shown in Fig. 15(a) and (b) , respectively. As shown in Fig. 15(a) , the estimated peak inductor current changes from 4.03 to 3.47 A within 200 μs. The synchronized error between the estimated and measured inductor peak current is less than 5%. In addition, the output voltage in Fig. 15(b) With the conventional voltage control mode, when the line disturbance happens (changing from 5 to 6 V), its output voltage waveform is shown in Fig. 16 , the output voltage rises to 15.39 V, and the restabilizing process takes 500 μs. The response speed is 150% lower, and voltage overshoot is 160% more than the proposed algorithm.
As the experimental results show, even the system is subject to sudden load and line voltage disturbances, with the proposed algorithm, it will still be able to quickly respond and track to a new steady state. The difference between the estimated value and the actual value of the peak current is always less than 5%, the output voltage steady-state errors are almost zero, and the system has strong robustness. In addition, compared with conventional voltage control mode, the proposed algorithm has much better transient performance in both load and line voltage disturbance conditions.
VI. CONCLUSION
The basic cause of the output voltage steady-state error in a sensorless current-controlled boost converter has been proved through theoretical derivations. On this basis, the compensation strategy for output voltage sampling in both current loop and voltage loop has been proposed. In addition, the system modeling error caused by the parasitic parameters and nonlinear factors has been also compensated. The system ultimately achieves high-precision sensorless predictive peak current control without the voltage steady-state error with the comprehensive compensation strategy. Experimental results show that the control algorithm proposed in this paper is accurate and effective and has good potential for both theoretical and practical applications.
APPENDIX
V A can be deduced from the sampled voltage V SAMPLE , the process can be divided into five steps as follows (see Fig. 17 ).
1) The valley value of output voltage V LOW : During the DT period, the output capacitor discharges with almost constant speed, and the discharging current is I AV (1 − D) . Therefore, the output voltage decreases with a constant slope, and the output voltage valley value is
2) At the switching-off point, the starting voltage, which is on the second-order curve, after the voltage jumping is V START . When the switch is on, the capacitor discharging current is I AV (1 − D) . After switching off, inductor current I L (t) charges the capacitor and supplies the load current at the same time. Hence, the capacitor charging current is I L (t) − I AV (1 − D) . At the switching-off point, the inductor current is at its peak value I P . Hence, V START is
3) In the (1 − D)T period, the capacitor charging current is I CHARGE (t). After switching off, the inductor current is
The charging current of the capacitor can be obtained from the inductor current minus the load current, i.e.,
4) The output voltage function during the (1 − D)T period. To calculate the output voltage during the (1 − D)T period, in addition to the capacitor charging current, the effect of ESR should be considered as well. The capacitor charging current decreases under the M 2 slope; hence, the voltage across ESR also decreases, and its value is [I P − I L (t)]R C . Finally, the output voltage function is
5) The average output voltage V A during (1 − D)T . Thus
Comparing (A6) with (18) , the difference between them should be established. When the system is in steady state, the relationship between the peak current and the average current is
Using (A7) in (A6), the equation will be
Comparing (A8) with (18) , the difference between them is
T is the maximum inductor current difference in one control cycle. Thus
Normally, the inductor current ripple ratio is 0.4, and r = 0.4 = ΔI P /I AV , ΔI P ≈ 2/5I AV , substituting them in (A10). Thus
As can be seen from (A11), the difference between (A8) and (14) is very small. Hence, using (A8) instead of (14) is reasonable. The complexity of calculation can be greatly reduced.
